移动端

  • 题王微信公众号

    题王微信公众号

    微信搜“题王网”真题密题、最新资讯、考试攻略、轻松拿下考试

计算机考试 | IBM认证考试

模式切换

0 0 0
我的错题 我的收藏 学习笔记

章节目录

单选题 A customer is considering replacement of twenty older 4U and 6U rack-based servers with one IBM x366 Server running VMWare ESX attached to one DS4300.  Which of the following represents a reduction in Total Cost of Ownership (TCO) for the customer?()

A

Reduction in operating system software licensing and application costs

B

Reduction in floor space and hardware cost saving

C

VMWare is licensed per system so no extra charge for SMP support

D

No single point of failure, reducing downtime

单选题 Which of the following is a function of the XceL4 Cache?()

A

It places frequently accessed data close to the processor to help deliver faster performance.

B

It replaces L3 cache memory.

C

It speeds up processor performance by purging the current set of instructions and freeing them up to work on the next set of instructions.

D

It allows the system to address more than 16GB of memory.

单选题 A customer needs the ability to recover their data if a total system failure occurs.  Which two of the following are the most important considerations in determining the solution?()

A

Network utilization

B

Total amount of storage installed

C

Amount of open files in the backup

D

Amount of critical data in the backup or restore

单选题 Some xSeries servers support 4-way memory interleaving and some support 2-way interleaving.  In both types of interleaving, the data is accessed 256 bits at a time.  How is this 256-bit data access achieved with 2-way interleaving?()

A

The DIMMs used for 2-way interleaving are double the width of DIMM used in 4-way interleaving.

B

The DIMMs used for 2-way interleaving are 64-bit wide and data bits are accessed both on the rising edge and falling edge of the clock cycle.

C

The DIMMs used for 2-way interleaving are 32-bit wide and data bits are accessed both on the rising edge and falling edge of the clock cycle.

D

The DIMMs used for 2-way interleaving are double the width and data bits are accessed both on the rising edge and falling edge of the clock cycle.

首页 上一页 1 2 3 4 5 尾页 /

到第